{
  "id": "lm-005263",
  "title": "SMPDC Paper 08｜CPU–GPU 異質協作：並行資訊流、工作切分、設備同步與效能邊界",
  "source_file": "content/papers/2026/2026-11/SMPDC Paper 08｜CPU–GPU 異質協作：並行資訊流、工作切分、設備同步與效能邊界.md",
  "legacy_slug": "SMPDC-Paper-08-CPUGPU.md",
  "ext": "md",
  "language": "zh-Hant",
  "authorship": "collaborative",
  "created": "2026-11-02",
  "year": 2026,
  "month": "2026-11",
  "date_confidence": "explicit",
  "date_basis": "git-first-add (publication/upload date; not the author's in-text writing date)",
  "canonical_url": "/p/lm-005263/",
  "raw_url": "/raw/lm-005263.md",
  "api_url": "/api/papers/lm-005263.json",
  "legacy_page_url": "/papers/SMPDC-Paper-08-CPUGPU.md.html",
  "legacy_raw_url": "/papers/SMPDC-Paper-08-CPUGPU.md",
  "hash": "sha256:209ba92c1f16fe920ee82adeb7519404461120e4e0d121e684b84621e45d2985",
  "research_world": {
    "publication_version": "1.0",
    "ontology_mapping_level": 0,
    "mapping_status": "unmapped",
    "source_artifact": "sha256:209ba92c1f16fe920ee82adeb7519404461120e4e0d121e684b84621e45d2985",
    "registered_by": "commit:ua:000046"
  }
}